The HDL implemented in #59 is a little barebones and doesn't really speak to the high standards possible in projects #58. A desired feature list would be: - [ ] Ports with width (like buses) - [ ] Modules w/ Ports - [ ] Recursive Synthesis
