We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent e28e1aa commit 1ac19aeCopy full SHA for 1ac19ae
dpctl/tensor/_set_functions.py
@@ -698,8 +698,8 @@ def isin(
698
du.validate_usm_type(res_usm_type, allow_none=False)
699
sycl_dev = exec_q.sycl_device
700
701
- if invert not in [True, False]:
702
- raise ValueError(f"`invert` must be `True` or `False`, got {invert}")
+ if not isinstance(invert, bool):
+ raise TypeError(f"`invert` must be `True` or `False`, got {invert}")
703
704
x_dt = _get_dtype(x, sycl_dev)
705
test_dt = _get_dtype(test_elements, sycl_dev)
0 commit comments