File tree Expand file tree Collapse file tree 3 files changed +2
-2
lines changed Expand file tree Collapse file tree 3 files changed +2
-2
lines changed Original file line number Diff line number Diff line change @@ -258,7 +258,7 @@ python3 pyverilog/dataflow/graphgen.py -t top -s top.led test.v
258
258
259
259
Then you got a png file (out.png). The picture shows that the definition of 'led' is a part-selection of 'count' from 23-bit to 16-bit.
260
260
261
- ![ out.png] ( http://cdn-ak.f.st-hatena.com/images/fotolife/s/sxhxtxa/20140101/20140101045641 .png)
261
+ ![ out.png] ( img/out .png)
262
262
263
263
Control-flow analyzer
264
264
------------------------------
288
288
289
289
You got also a png file (top_state.png). The picture shows that the graphical structure of the state machine.
290
290
291
- ![ top_state.png] ( http://cdn-ak.f.st-hatena.com/images/fotolife/s/sxhxtxa/20140101/20140101045835 .png)
291
+ ![ top_state.png] ( top_state .png)
292
292
293
293
Code generator
294
294
------------------------------
You can’t perform that action at this time.
0 commit comments