@@ -3103,28 +3103,29 @@ def eval(self):
3103
3103
3104
3104
def _implement (self , m , seq , svalid = None , senable = None ):
3105
3105
width = self .bit_length ()
3106
+ point = self .get_point ()
3106
3107
signed = self .get_signed ()
3107
3108
rdata = self .right .sig_data
3108
3109
3109
3110
self .valid = svalid
3110
3111
self .enable = senable
3111
3112
3112
3113
if self .latency == 0 :
3113
- data = m . Wire ( self .name ('data' ), width , signed = signed )
3114
+ data = fx . FixedWire ( m , self .name ('data' ), width , point , signed = signed )
3114
3115
data .assign (rdata )
3115
3116
self .sig_data = data
3116
3117
3117
3118
elif self .latency == 1 :
3118
- data = m . Reg ( self .name ('data' ), width , initval = 0 , signed = signed )
3119
+ data = fx . FixedReg ( m , self .name ('data' ), width , point , initval = 0 , signed = signed )
3119
3120
self .sig_data = data
3120
3121
seq (data (rdata ), cond = senable )
3121
3122
3122
3123
else :
3123
3124
prev_data = None
3124
3125
3125
3126
for i in range (self .latency ):
3126
- data = m .Reg (self .name ('data_d%d' % i ),
3127
- width , initval = 0 , signed = signed )
3127
+ data = fx .Reg (m , self .name ('data_d%d' % i ),
3128
+ width , point , initval = 0 , signed = signed )
3128
3129
if i == 0 :
3129
3130
seq (data (self .op (rdata )), cond = senable )
3130
3131
else :
@@ -3163,12 +3164,13 @@ def eval(self):
3163
3164
3164
3165
def _implement (self , m , seq , svalid = None , senable = None ):
3165
3166
width = self .bit_length ()
3167
+ point = self .get_point ()
3166
3168
signed = self .get_signed ()
3167
3169
3168
3170
self .valid = svalid
3169
3171
self .enable = senable
3170
3172
3171
- data = m . Reg ( self .name ('data' ), width , initval = 0 , signed = signed )
3173
+ data = fx . FixedReg ( m , self .name ('data' ), width , point , initval = 0 , signed = signed )
3172
3174
self .sig_data = data
3173
3175
3174
3176
def write (self , fsm , value ):
@@ -3204,11 +3206,12 @@ def _implement(self, m, seq, svalid=None, senable=None):
3204
3206
(self .latency , 1 ))
3205
3207
3206
3208
width = self .bit_length ()
3209
+ point = self .get_point ()
3207
3210
signed = self .get_signed ()
3208
3211
3209
3212
arg_data = [arg .sig_data for arg in self .args ]
3210
3213
3211
- data = m . Reg ( self .name ('data' ), width , initval = 0 , signed = signed )
3214
+ data = fx . FixedReg ( m , self .name ('data' ), width , point , initval = 0 , signed = signed )
3212
3215
self .sig_data = data
3213
3216
3214
3217
when_cond = self .args [1 ].sig_data if len (self .args ) == 2 else None
0 commit comments