Skip to content

Commit be101f2

Browse files
committed
README is updated
1 parent 2ff486f commit be101f2

File tree

2 files changed

+8
-5
lines changed

2 files changed

+8
-5
lines changed

README.md

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -79,9 +79,10 @@ make
7979
Getting Started
8080
==============================
8181

82-
You can find some examples in 'veriloggen/sample/'.
82+
You can find some examples in 'veriloggen/sample/' and 'veriloggen/tests'.
8383

8484
Let's begin veriloggen by an example. Create a example Python script in Python as below. A blinking LED hardware is modeled in Python.
85+
Open 'led.py' in the root directory.
8586

8687
```python
8788
import sys
@@ -131,7 +132,7 @@ Run the script.
131132
python led.py
132133
```
133134

134-
You will have a complete Verilog HDL source code that is generated by the source code generator of Pyverilog.
135+
You will have a complete Verilog HDL source code that is generated by the source code generator.
135136

136137
```verilog
137138
module blinkled #

README.rst

Lines changed: 5 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -89,10 +89,12 @@ without any installation on your host platform.
8989
Getting Started
9090
===============
9191

92-
You can find some examples in 'veriloggen/sample/'.
92+
You can find some examples in 'veriloggen/sample/' and
93+
'veriloggen/tests'.
9394

9495
Let's begin veriloggen by an example. Create a example Python script in
95-
Python as below. A blinking LED hardware is modeled in Python.
96+
Python as below. A blinking LED hardware is modeled in Python. Open
97+
'led.py' in the root directory.
9698

9799
.. code:: python
98100
@@ -143,7 +145,7 @@ Run the script.
143145
python led.py
144146

145147
You will have a complete Verilog HDL source code that is generated by
146-
the source code generator of Pyverilog.
148+
the source code generator.
147149

148150
.. code:: verilog
149151

0 commit comments

Comments
 (0)