File tree Expand file tree Collapse file tree 2 files changed +8
-5
lines changed Expand file tree Collapse file tree 2 files changed +8
-5
lines changed Original file line number Diff line number Diff line change 79
79
Getting Started
80
80
==============================
81
81
82
- You can find some examples in 'veriloggen/sample/'.
82
+ You can find some examples in 'veriloggen/sample/' and 'veriloggen/tests' .
83
83
84
84
Let's begin veriloggen by an example. Create a example Python script in Python as below. A blinking LED hardware is modeled in Python.
85
+ Open 'led.py' in the root directory.
85
86
86
87
``` python
87
88
import sys
@@ -131,7 +132,7 @@ Run the script.
131
132
python led.py
132
133
```
133
134
134
- You will have a complete Verilog HDL source code that is generated by the source code generator of Pyverilog .
135
+ You will have a complete Verilog HDL source code that is generated by the source code generator.
135
136
136
137
``` verilog
137
138
module blinkled #
Original file line number Diff line number Diff line change @@ -89,10 +89,12 @@ without any installation on your host platform.
89
89
Getting Started
90
90
===============
91
91
92
- You can find some examples in 'veriloggen/sample/'.
92
+ You can find some examples in 'veriloggen/sample/' and
93
+ 'veriloggen/tests'.
93
94
94
95
Let's begin veriloggen by an example. Create a example Python script in
95
- Python as below. A blinking LED hardware is modeled in Python.
96
+ Python as below. A blinking LED hardware is modeled in Python. Open
97
+ 'led.py' in the root directory.
96
98
97
99
.. code :: python
98
100
@@ -143,7 +145,7 @@ Run the script.
143
145
python led.py
144
146
145
147
You will have a complete Verilog HDL source code that is generated by
146
- the source code generator of Pyverilog .
148
+ the source code generator.
147
149
148
150
.. code :: verilog
149
151
You can’t perform that action at this time.
0 commit comments