Skip to content

VEXBridge - Redesign communication bridge #14

@DigiWorm0

Description

@DigiWorm0

VEXBridge is currently buggy and ran into a variety of issues with the custom PCB. We need to redesign the PCB to prioritize USB communication for full-duplex and streamline data streaming from a pi/arduino to the VEX brain.

Metadata

Metadata

Assignees

Labels

enhancementNew feature or request

Type

No type

Projects

No projects

Milestone

No milestone

Relationships

None yet

Development

No branches or pull requests

Issue actions