File tree Expand file tree Collapse file tree 2 files changed +7
-7
lines changed
include/simeng/arch/aarch64/helpers Expand file tree Collapse file tree 2 files changed +7
-7
lines changed Original file line number Diff line number Diff line change @@ -1086,12 +1086,12 @@ RegisterValue sveIndex(
10861086 return {out, 256 };
10871087}
10881088
1089- /* * Helper function for SVE instructions with the format `lastb rd , pg, zn`.
1089+ /* * Helper function for SVE instructions with the format `lastb zd , pg, zn`.
10901090 * T represents the vector register type (e.g. zd.d would be uint64_t).
10911091 * Returns correctly formatted RegisterValue. */
10921092template <typename T>
1093- RegisterValue sveLastBScalar (srcValContainer& sourceValues,
1094- const uint16_t VL_bits) {
1093+ RegisterValue sveLastBSimdScalar (srcValContainer& sourceValues,
1094+ const uint16_t VL_bits) {
10951095 const uint64_t * p = sourceValues[0 ].getAsVector <uint64_t >();
10961096 const T* n = sourceValues[1 ].getAsVector <T>();
10971097
Original file line number Diff line number Diff line change @@ -2649,19 +2649,19 @@ void Instruction::execute() {
26492649 break ;
26502650 }
26512651 case Opcode::AArch64_LASTB_VPZ_D: { // lastb dd, pg, zn.d
2652- results_[0 ] = sveLastBScalar <uint64_t >(sourceValues_, VL_bits);
2652+ results_[0 ] = sveLastBSimdScalar <uint64_t >(sourceValues_, VL_bits);
26532653 break ;
26542654 }
26552655 case Opcode::AArch64_LASTB_VPZ_S: { // lastb sd, pg, zn.s
2656- results_[0 ] = sveLastBScalar <uint32_t >(sourceValues_, VL_bits);
2656+ results_[0 ] = sveLastBSimdScalar <uint32_t >(sourceValues_, VL_bits);
26572657 break ;
26582658 }
26592659 case Opcode::AArch64_LASTB_VPZ_H: { // lastb hd, pg, zn.h
2660- results_[0 ] = sveLastBScalar <uint16_t >(sourceValues_, VL_bits);
2660+ results_[0 ] = sveLastBSimdScalar <uint16_t >(sourceValues_, VL_bits);
26612661 break ;
26622662 }
26632663 case Opcode::AArch64_LASTB_VPZ_B: { // lastb bd, pg, zn.b
2664- results_[0 ] = sveLastBScalar <uint8_t >(sourceValues_, VL_bits);
2664+ results_[0 ] = sveLastBSimdScalar <uint8_t >(sourceValues_, VL_bits);
26652665 break ;
26662666 }
26672667 case Opcode::AArch64_CLASTB_VPZ_D: { // clastb dd, pg, dn, zn.d
You can’t perform that action at this time.
0 commit comments