Skip to content

Commit 77d7cbe

Browse files
committed
Fix cargo fmt
1 parent 65c1f0d commit 77d7cbe

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

vhdl_lang/src/analysis/association.rs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -293,7 +293,7 @@ impl<'a> AnalyzeContext<'a> {
293293

294294
let mut not_associated = Vec::new();
295295
for (idx, formal) in formal_region.iter().enumerate() {
296-
if !(associated_indexes.contains(&idx)
296+
if !(associated_indexes.contains(&idx)
297297
// Default may be unconnected
298298
|| formal.has_default()
299299
// Output ports are allowed to be unconnected

0 commit comments

Comments
 (0)