Skip to content

Commit 05527e3

Browse files
committed
Address feedback I missed
1 parent 45f4d1e commit 05527e3

File tree

2 files changed

+3
-4
lines changed

2 files changed

+3
-4
lines changed

py/dml/ctree.py

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -4826,9 +4826,9 @@ def mkCast(site, expr, new_type):
48264826
if isinstance(real, (TVoid, TArray, TFunction)):
48274827
raise ECAST(site, expr, new_type)
48284828
if old_type.eq(real):
4829-
if (old_type.is_int
4830-
and not old_type.is_endian
4831-
and dml.globals.compat_dml12_int(expr.site)):
4829+
if (dml.globals.compat_dml12_int(expr.site)
4830+
and old_type.is_int
4831+
and not old_type.is_endian):
48324832
# 1.2 integer expressions often lie about their actual type,
48334833
# and require a "redundant" cast! Why yes, this IS horrid!
48344834
return Cast(site, expr, new_type)

py/dml/types.py

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -510,7 +510,6 @@ def __init__(self, bits, signed, members=None, const=False):
510510
is_int = True
511511
is_arith = True
512512
is_endian = False
513-
is_arch_dependent = False
514513

515514
@property
516515
def is_bitfields(self):

0 commit comments

Comments
 (0)