Support for signed values #82
Description
The System Verilog equivalent would be logic signed [7:0] x where x holds a 8 bit signed value
{{ message }}
The System Verilog equivalent would be logic signed [7:0] x where x holds a 8 bit signed value