Skip to content

Commit 6e110ed

Browse files
committed
refactor: move addprefix module's package
1 parent 6eee077 commit 6e110ed

File tree

1 file changed

+3
-2
lines changed

1 file changed

+3
-2
lines changed

rtl/tc_l2/src/main/scala/utils/AddModulePrefix.scala

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
// ref: https://github.com/OSCPU/ysyxSoC/blob/master/ysyx/module-prefix/AddModulePrefix.scala
22
// thanks to (Jiawei Lin)https://github.com/ljwljwljwljw
3-
package treecorel2 // modify to your package name
3+
package sim // modify to your package name
44

55
import firrtl._
66
import firrtl.annotations.{ModuleTarget, NoTargetAnnotation}
@@ -26,7 +26,8 @@ class AddModulePrefix extends Transform with DependencyAPIMigration {
2626
}.get
2727

2828
val blacklist = List(
29-
"S011HD1P_X32Y2D128"
29+
"S011HD1P_X32Y2D128",
30+
"ysyx_210324"
3031
)
3132

3233
val extModules = state.circuit.modules

0 commit comments

Comments
 (0)