- [ ] Create target based on the ASIC one (in turn, based on Cheshire) - [ ] Map generic tech cells to FPGA cells - [ ] Synthesise and map the design on FPGA