File tree Expand file tree Collapse file tree 2 files changed +27
-0
lines changed Expand file tree Collapse file tree 2 files changed +27
-0
lines changed Original file line number Diff line number Diff line change @@ -76,6 +76,12 @@ macro_rules! arena_types {
7676 [ few] hir_definitions: rustc_hir:: definitions:: Definitions ,
7777 [ ] hir_owner: rustc_middle:: hir:: Owner <$tcx>,
7878 [ ] hir_owner_nodes: rustc_middle:: hir:: OwnerNodes <$tcx>,
79+
80+ // Note that this deliberately duplicates items in the `rustc_hir::arena`,
81+ // since we need to allocate this type on both the `rustc_hir` arena
82+ // (during lowering) and the `librustc_middle` arena (for decoding MIR)
83+ [ decode] asm_template: rustc_ast:: ast:: InlineAsmTemplatePiece ,
84+
7985 ] , $tcx) ;
8086 )
8187}
Original file line number Diff line number Diff line change 1+ // revisions: rpass1 cfail1 rpass3
2+ // Regression test for issue #72386
3+ // Checks that we don't ICE when switching to an invalid register
4+ // and back again
5+
6+ #![ feature( asm) ]
7+
8+ #[ cfg( any( rpass1, rpass3) ) ]
9+ fn main ( ) {
10+ unsafe {
11+ asm ! ( "nop" )
12+ }
13+ }
14+
15+ #[ cfg( cfail1) ]
16+ fn main ( ) {
17+ unsafe {
18+ asm ! ( "nop" , out( "invalid_reg" ) _)
19+ //[cfail1]~^ ERROR invalid register
20+ }
21+ }
You can’t perform that action at this time.
0 commit comments