Popular repositories Loading

1. FIR-Stereo-FPGA FIR-Stereo-FPGA Public

   🎶 Implement a stereo FIR filter in Verilog with AXI-Stream for real-time audio processing, featuring configurable taps and deterministic latency.

   SystemVerilog

2. ace24-desktop.github.io ace24-desktop.github.io Public

   🔊 Implement a stereo FIR filter on FPGA with AXI-Stream for real-time audio processing, featuring a clean architecture and customizable parameters.