Skip to content
View Marcelosgc1's full-sized avatar
  • Bahia, Brasil
  • 04:13 (UTC -03:00)

Block or report Marcelosgc1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SistemasDigitais_Problema1 SistemasDigitais_Problema1 Public

    Problema 1 - TEC499 (MI - Sistemas Digitais); Equipe: David Neves, Felipe Amorim, Marcelo Tavares

    Verilog 3

  2. Projetos-de-Circuitos-Digitais Projetos-de-Circuitos-Digitais Public

    Projeto do MI de Circuitos Digitais (TEC498) UEFS 2024.1

    Verilog 1 1

  3. 8-bit-processor 8-bit-processor Public

    A 8 bit pipelined-processor built in verilog. Built it for fun :)

    Verilog 1

  4. python-minicourse python-minicourse Public

    Python exercises

    Python

  5. MonitoriaED MonitoriaED Public

    Questões da monitoria de Estruturas de Dados UEFS 2024.1

    C

  6. java_pbl3 java_pbl3 Public

    Java