Skip to content

[Update] : Merged commits from main branch to release branch#3170

Merged
bkhodiax merged 8 commits intorelease/2.14.0from
master
Jun 2, 2025
Merged

[Update] : Merged commits from main branch to release branch#3170
bkhodiax merged 8 commits intorelease/2.14.0from
master

Conversation

@bkhodiax
Copy link
Collaborator

Merged commits from main branch to release branch

michael-adler and others added 8 commits February 7, 2025 13:30
The user clock frequency configuration protocol varies across devices.
Move the Agilex 7 and Stratix 10 configuration sequences out of
fpga_user_clk.c and into a new protocol-specific file.

Signed-off-by: Michael Adler <michael.adler@altera.com>
Agilex 5 uses a new masked read-modify-write interface in hardware. OFS
defines a new general interface (type 2) that allows software to set
the address, value and mask for an IOPLL register to update. At the
moment it is used only by Agilex 5.

The M, N, C0 and C1 values for Agilex 5 and 7 are the same.

Signed-off-by: Michael Adler <michael.adler@altera.com>
PEP 427 [https://peps.python.org/pep-0427/] specifies that dots in the project name are normalized to underscores
in the wheel filename for compatibility and to avoid issues with filesystems and tooling.
Agilex 5 user clock reset was unreliable with the previous timeout.

Signed-off-by: Michael Adler <michael.adler@altera.com>
…3167)

Replaced function assertEquals with assertEqual as it deprecated.
@bkhodiax bkhodiax requested review from a team as code owners May 23, 2025 13:18
@bkhodiax bkhodiax merged commit e4b3291 into release/2.14.0 Jun 2, 2025
99 of 105 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Development

Successfully merging this pull request may close these issues.

3 participants