GitHub - Sudeep-Dhurua/verilog-to-gate-level-synthesis: This Project consist of a first level synthesizer. It will take a Hardware-Description written in Verilog standard (or ****.v) file and convert it into gate level netlist.

Sudeep-Dhurua / verilog-to-gate-level-synthesis Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

This Project consist of a first level synthesizer. It will take a Hardware-Description written in Verilog standard (or ****.v) file and convert it into gate level netlist.

0 stars 0 forks Branches Tags Activity

Star

Notifications

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 1 Commit
VerilogSynthesizer		VerilogSynthesizer

About

This Project consist of a first level synthesizer. It will take a Hardware-Description written in Verilog standard (or ****.v) file and convert it into gate level netlist.

verilog-hdl vlsi-cad rtl-synthesis