This is the implementation of a single cycle processor that uses an architecture that is similar to MIPS architecture and has a custom ISA that runs on it.
TunaBicim/Verilog-SingleCycleProcessor
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
| Name | Name | Last commit date | ||
|---|---|---|---|---|