Skip to content
View arun-vlsi's full-sized avatar

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Block or report arun-vlsi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. verilog-ethernet verilog-ethernet Public

    Forked from alexforencich/verilog-ethernet

    Verilog Ethernet components for FPGA implementation

    Verilog

  2. VLSI-Design-Verification-Projects VLSI-Design-Verification-Projects Public

    This repo contains a collection of Verilog +System Verilog +RTL +UVM Projects

    Stata

  3. OpenSiliconHub OpenSiliconHub Public template

    Forked from MrAbhi19/OpenSiliconHub

    Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each design is validated against official specifications and sup…

    Verilog

  4. FPGA_Prototyping_SystemVerilog-Verilog FPGA_Prototyping_SystemVerilog-Verilog Public

    Forked from aumkarrb/FPGA_Prototyping_SystemVerilog-Verilog

    Solved SystemVerilog/Verilog Examples from Pong-P-Chu book

    Verilog

  5. verilog-c2w verilog-c2w Public

    Forked from ravez24/verilog-c2w

    🎛️ Convert Verilog code to C for efficient simulation and synthesis, streamlining design workflows and enhancing hardware development processes.