Skip to content
View bbzaffari's full-sized avatar

Highlights

  • Pro

Block or report bbzaffari

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 250 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
bbzaffari/README.md

👋 Hi, I'm Bruno Bavaresco Zaffari

Hallo 🇩🇪! · Olá 🇧🇷! · 你好 🇨🇳! · ¡Hola 🇪🇸! ·
안녕하세요 🇰🇷! · こんにちは 🇯🇵! · Привет 🇷🇺! ·
Bonjour 🇫🇷! · Ciao 🇮🇹! · مرحبًا 🇸🇦! · नमस्ते 🇮🇳!

🎓 Computer Engineering graduate focused on embedded systems, applied AI, and hardware–software integration.

🛠️ Core Technologies
💼 Featured Projects

Get in touch


🛠️ Core Technologies

  • Languages: C, C++, Python, VHDL, SQL
  • Embedded Platforms: ESP32 (ESP-IDF), Cortex-M0 (CubeIDE), FreeRTOS, Zephyr
  • AI & ML: Torch C++, PyTorch, CNNs, LLMs, Feature Extraction
  • Build & Tooling: PyBind11, CMake, Docker, Conan, GitHub Actions, Make, GCC/MSVC
  • Communication & Control: TCP/UDP, MQTT, Serial Protocols (I2C, UART, SPI, 1-Wire, PCIe, CAN), Interrupts (ISR), Thread-Safety

Fields:

  • C / C++ Systems · HW–SW Co-Design · Embedded / AI systems
  • DevOps · Safety-Critical / Dependable Design · Automation
  • C++ Bindings for Python · Portable Build · Vector-Based Retrieval (FAISS)

💼 Featured Projects

Cross-language C++/Python retrieval engine for modular vector processing and hybrid ML workflows.
Features embedding pipelines, FAISS search, PyBind11 bindings, and OpenMP-accelerated document operations, packed in reproducible manylinux wheels and CI-driven builds.

Language Bindings Build CI Packaging Parallelism

Hardware crypto module with Triple DES core in VHDL, exposed via memory-mapped I/O registers on a RISC-compatible SoC. Implements full register binding to the RTL provided by vendors, enabling read/write operations through system calls on a lightweight RTOS (UCX/OS). Supports multiple cipher modes (ECB, CBC, CTR). Validated end-to-end through data encryption tests and binary inspection using hexdump.

MMIO RTL Dockerized Virtualization CPU


RTL module for PS/2 mouse decoding, written in VHDL and verified with functional testbenches and synthesis reports.
Includes finite state machine design, and full ASIC-oriented flow, with post-synthesis timing validation and Cadence toolchain support.

VHDL Design Testbench Platform


Loadable Kernel Module (LKM) enabling message queueing between user-space processes via a /dev/mq Character Device interface.
Implements per-process circular buffers, a control block registry, and spinlock-based synchronization for concurrent messaging.
Includes a C user-space client for interaction and was cross-compiled with Buildroot for embedded Linux systems.

Linux Build Tool


This tool performs automated cryptanalysis of messages encrypted with the Vigenère cipher, a classical polyalphabetic substitution technique.
Designed for educational purposes, it showcases the application of frequency analysis and statistical inference to deduce the key and decrypt a ciphertext. Python-based cryptanalysis tool for the classical Vigenère cipher — developed with academic rigor and statistical methods.

Language Crypto Stats Report


🧠 What I Believe

“Firmware, networks, memory and learning — it’s all part of the same reliability surface.”

🧩 I approach systems as unified layers — from bits to models.
📐 I aim for technical rigor, clean documentation, and reusable architecture.
🌍 I’m constantly exploring intersections between AI, embedded design, and resilient engineering.


📫 Reach Me

📄 Cooling-Link TCC Final Project Thesis

Confidentiality Notice: Due to the need to preserve strategic information until the patent process is fully regularized, the thesis project remains private and full access is currently restricted.
Full public disclosure will only be granted once all legal and procedural matters are resolved.
If you are an interviewer and want to see send me an email. I will be more than happy to send.



Pinned Loading

  1. Deploy-System Deploy-System Public

    This is an legacy deployment system implementation for PureCPP an open-source modular RAG (Retrieval-Augmented Generation) system developed by PureAI,. My contributions include C++<->Python binding…

    C++

  2. Linux-SSTF-I-O-Scheduler Linux-SSTF-I-O-Scheduler Public

    Linux kernel module implementing a parametrizable SSTF (Shortest Seek Time First) I/O scheduler. Includes a user-space tool (sector_read) to test disk operations and performance. Developed for OS C…

    C

  3. LoRa-Protocol-ESP-IDF LoRa-Protocol-ESP-IDF Public

    LoraProto is a custom protocol for ESP32 that structures LoRa communication with framed packets, automatic IDs via MAC, CRC checks, ACK/NACK, configurable callbacks, and robust FreeRTOS control. It…

    C

  4. SHT-30-31-ESP-IDF SHT-30-31-ESP-IDF Public

    Driver for SHT30 sensor using ESP-IDF I2C master API. Supports temperature and humidity measurement, CRC check, soft reset, internal heater control, and status read. Uses bus and device handles for…

    C

  5. OFDM-QAM-Modulators OFDM-QAM-Modulators Public

    Educational Python repository implementing two OFDM modulators: a basic 16QAM with 4 subcarriers and a full 802.11ax 64QAM system. Includes symbol mapping, Gray coding, IFFT vector assembly, cyclic…

    Python

  6. I2C-VHDL I2C-VHDL Public

    VHDL implementation of an I2C driver module (driver_i2c) with FSM design. Supports read/write operations, 50 MHz master clock, bidirectional SDA, and SCL up to 100 kHz. Includes synthesis scripts a…

    VHDL