Skip to content

Feat: Add support for EFR32FG23 (DRAFT) #1436

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
maak184 wants to merge 2 commits into
base: main
Choose a base branch
from
Draft

Feat: Add support for EFR32FG23 (DRAFT) #1436

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
3c61c39
Feat: Add support for EFR32FG23 (draft)
maak184 Apr 4, 2023
9860592
fix: identify any revision of efr32xG23 processor
maak184 Apr 19, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
7 changes: 4 additions & 3 deletions src/target/adiv5.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -679,9 +679,10 @@ adiv5_access_port_s *adiv5_new_ap(adiv5_debug_port_s *dp, uint8_t apsel)

if (!tmpap.idr) /* IDR Invalid */
return NULL;
tmpap.csw = adiv5_ap_read(&tmpap, ADIV5_AP_CSW);
tmpap.csw &= ~(ADIV5_AP_CSW_SIZE_MASK | ADIV5_AP_CSW_ADDRINC_MASK);
tmpap.csw |= ADIV5_AP_CSW_DBGSWENABLE;
//tmpap.csw = adiv5_ap_read(&tmpap, ADIV5_AP_CSW);
//tmpap.csw &= ~(ADIV5_AP_CSW_SIZE_MASK | ADIV5_AP_CSW_ADDRINC_MASK);
//tmpap.csw |= ADIV5_AP_CSW_DBGSWENABLE;
tmpap.csw = 0x23000012U;

if (tmpap.csw & ADIV5_AP_CSW_TRINPROG) {
DEBUG_WARN("AP %d: Transaction in progress. AP is not usable!\n", apsel);
Expand Down
Loading