Skip to content
View cappellini's full-sized avatar

Block or report cappellini

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. cv32e40p cv32e40p Public

    Forked from moimfeld/cv32e40p

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

    SystemVerilog

  2. fpnew fpnew Public

    Forked from openhwgroup/cvfpu

    Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

    SystemVerilog

  3. fpu_ss fpu_ss Public

    Forked from pulp-platform/fpu_ss

    SystemVerilog

  4. ramulator ramulator Public

    Forked from CMU-SAFARI/ramulator

    A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the…

    C++

  5. reddit_gdpr_delete reddit_gdpr_delete Public

    Delete all comments/post from the GDPR request

    Python

  6. EPFL-LAP/dynamatic EPFL-LAP/dynamatic Public

    DHLS (Dynamic High-Level Synthesis) compiler based on MLIR

    VHDL 160 42