We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Type of issue: Bug Report
Please provide the steps to reproduce the problem:
//> using repository "sonatype-s01:snapshots" //> using scala "2.13.16" //> using dep "org.chipsalliance::chisel:7.0.0-M2+618-2ce6ab30-SNAPSHOT" //> using plugin "org.chipsalliance:::chisel-plugin:7.0.0-M2+618-2ce6ab30-SNAPSHOT" //> using options "-unchecked", "-deprecation", "-language:reflectiveCalls", "-feature", "-Xcheckinit", "-Xfatal-warnings", "-Ywarn-dead-code", "-Ywarn-unused", "-Ymacro-annotations" import chisel3._ // _root_ disambiguates from package chisel3.util.circt if user imports chisel3.util._ import _root_.circt.stage.ChiselStage class Foo extends Module { val foo, bar = IO(Input(UInt(8.W))) val out = IO(Output(UInt(8.W))) out := foo + bar printf(cf" %%") } object Main extends App { println(ChiselStage.emitCHIRRTL(gen = new Foo)) }
What is the current behavior?
The printf in the FIRRTL will be:
printf(clock, UInt<1>(0h1), " ")
What is the expected behavior?
The printf should be
printf(clock, UInt<1>(0h1), " %%")
The text was updated successfully, but these errors were encountered:
No branches or pull requests
Type of issue: Bug Report
Please provide the steps to reproduce the problem:
What is the current behavior?
The printf in the FIRRTL will be:
What is the expected behavior?
The printf should be
The text was updated successfully, but these errors were encountered: