Simple SoC based around the rocket-chip RISC-V generator
dreamflyings/rocket_soc
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
Releases
No releases published
Languages
- SystemVerilog 41.6%
- C 15.9%
- Scala 12.5%
- Makefile 10.3%
- Python 7.1%
- Forth 3.3%
- Other 9.3%