Change the ram file #9

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Open

LH-and-FPGA wants to merge 1 commit into edstott:main from LH-and-FPGA:main

+1 −1

LH-and-FPGA commented Mar 13, 2025

The testpipeline.txt file was modified last year, but the ram file has not been updated accordingly.


          Change the ram file

c3544f1

Author

LH-and-FPGA commented Mar 13, 2025

The STR R1 [...] is changed to STR R0 [...] last year:

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet