Skip to content

add store_add tests #8

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
gonzalobg wants to merge 1 commit into
base: main
Choose a base branch
from
Open

add store_add tests #8

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 3 additions & 0 deletions tests/coRR/gen.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -24,6 +24,9 @@
'srel': 'atomic_store_explicit(x, 1, memory_order_release)',
'faddrlx': 'atomic_fetch_add_explicit(x, 1, memory_order_relaxed)',
'faddrel': 'atomic_fetch_add_explicit(x, 1, memory_order_release)',
# TODO: waiting for Dartagnang store-add support
#'saddrlx': 'atomic_store_add_explicit(x, 1, memory_order_relaxed)',
#'saddrel': 'atomic_store_add_explicit(x, 1, memory_order_release)',
'sna': '*x = 1',
}

Expand Down
2 changes: 2 additions & 0 deletions tests/coRW/gen.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -29,6 +29,8 @@
s1s = {
'srlx': 'atomic_store_explicit(x, 2, memory_order_relaxed)',
'faddrlx': 'atomic_fetch_add_explicit(x, 2, memory_order_relaxed)',
# TODO: waiting for Dartagnang store-add support
#'saddrlx': 'atomic_store_add_explicit(x, 2, memory_order_relaxed)',
}

for l0, s0, s1 in product(l0s, s0s, s1s):
Expand Down
4 changes: 4 additions & 0 deletions tests/coWR/gen.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -19,6 +19,8 @@
s0s = {
'srlx': 'atomic_store_explicit(x, 1, memory_order_relaxed)',
'faddrlx': 'atomic_fetch_add_explicit(x, 1, memory_order_relaxed)',
# TODO: waiting for Dartagnang store-add support
#'saddrlx': 'atomic_store_add_explicit(x, 1, memory_order_relaxed)',
'sna': '*x = 1',
}

Expand All @@ -31,6 +33,8 @@
s1s = {
'srlx': 'atomic_store_explicit(x, 2, memory_order_relaxed)',
'faddrlx': 'atomic_fetch_add_explicit(x, 2, memory_order_relaxed)',
# TODO: waiting for Dartagnang store-add support
#'saddrlx': 'atomic_store_add_explicit(x, 2, memory_order_relaxed)',
'sna': '*x = 2',
}

Expand Down
4 changes: 4 additions & 0 deletions tests/coWW/gen.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -16,12 +16,16 @@
s0s = {
'srlx': 'atomic_store_explicit(x, 1, memory_order_relaxed)',
'faddrlx': 'atomic_fetch_add_explicit(x, 1, memory_order_relaxed)',
# TODO: waiting for Dartagnang store-add support
# 'saddrlx': 'atomic_store_add_explicit(x, 1, memory_order_relaxed)',
'sna': '*x = 1',
}

s1s = {
'srlx': 'atomic_store_explicit(x, 2, memory_order_relaxed)',
'faddrlx': 'atomic_fetch_add_explicit(x, 1, memory_order_relaxed)',
# TODO: waiting for Dartagnang store-add support
#'saddrlx': 'atomic_store_add_explicit(x, 1, memory_order_relaxed)',
'sna': '*x = 2',
}

Expand Down
12 changes: 12 additions & 0 deletions tests/mp/gen.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -43,20 +43,32 @@
'frel-2faddrlx': 'atomic_thread_fence(memory_order_release);\n atomic_fetch_add_explicit(y, 1, memory_order_relaxed);\n atomic_fetch_add_explicit(y, 1, memory_order_relaxed)',
'frel-srlx-faddrlx': 'atomic_thread_fence(memory_order_release);\n atomic_store_explicit(y, 1, memory_order_relaxed);\n atomic_fetch_add_explicit(y, 1, memory_order_relaxed)',
'frel-faddrlx-srlx': 'atomic_thread_fence(memory_order_release);\n atomic_fetch_add_explicit(y, 1, memory_order_relaxed);\n atomic_store_explicit(y, 2, memory_order_relaxed)',
# TODO: waiting for Dartagnang store-add support
#'frel-saddrlx': 'atomic_thread_fence(memory_order_release);\n atomic_store_add_explicit(y, 1, memory_order_relaxed)',
#'frel-2saddrlx': 'atomic_thread_fence(memory_order_release);\n atomic_store_add_explicit(y, 1, memory_order_relaxed);\n atomic_store_add_explicit(y, 1, memory_order_relaxed)',
#'frel-srlx-saddrlx': 'atomic_thread_fence(memory_order_release);\n atomic_store_explicit(y, 1, memory_order_relaxed);\n atomic_store_add_explicit(y, 1, memory_order_relaxed)',
#'frel-saddrlx-srlx': 'atomic_thread_fence(memory_order_release);\n atomic_store_add_explicit(y, 1, memory_order_relaxed);\n atomic_store_explicit(y, 2, memory_order_relaxed)',

# Release Patterns with operations
'srel': 'atomic_store_explicit(y, 1, memory_order_release)',
'faddrel': 'atomic_fetch_add_explicit(y, 1, memory_order_release)',
# TODO: waiting for Dartagnang store-add support
#'saddrel': 'atomic_store_add_explicit(y, 1, memory_order_release)',

# Release Patterns with Release Sequences:
'srel-faddrlx': 'atomic_store_explicit(y, 1, memory_order_release);\n atomic_fetch_add_explicit(y, 1, memory_order_relaxed)',
'faddrel-faddrlx': 'atomic_fetch_add_explicit(y, 1, memory_order_release);\n atomic_fetch_add_explicit(y, 1, memory_order_relaxed)',
# TODO: waiting for Dartagnang store-add support
#'srel-saddrlx': 'atomic_store_explicit(y, 1, memory_order_release);\n atomic_store_add_explicit(y, 1, memory_order_relaxed)',
#'saddrel-faddrlx': 'atomic_store_add_explicit(y, 1, memory_order_release);\n atomic_store_add_explicit(y, 1, memory_order_relaxed)',

# Release Patterns with Release Sequences: pre-C++17
'srel-srlx': 'atomic_store_explicit(y, 1, memory_order_release);\n atomic_store_explicit(y, 2, memory_order_relaxed)',

# Not a Release Sequence in C++:
'faddrel-srlx': 'atomic_fetch_add_explicit(y, 1, memory_order_release);\n atomic_store_explicit(y, 2, memory_order_relaxed)',
# TODO: waiting for Dartagnang store-add support
#'saddrel-srlx': 'atomic_store_add_explicit(y, 1, memory_order_release);\n atomic_store_explicit(y, 2, memory_order_relaxed)',
}

l0s = {
Expand Down