Skip to content

[CIR] Emit bitcast for equal-width types #1991

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
+37 −1
Open

[CIR] Emit bitcast for equal-width types #1991

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
29 changes: 28 additions & 1 deletion clang/lib/CIR/CodeGen/CIRGenExprScalar.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -820,7 +820,34 @@ class ScalarExprEmitter : public StmtVisitor<ScalarExprEmitter, mlir::Value> {
mlir::Value VisitObjCDictionaryLiteral(ObjCDictionaryLiteral *E) {
llvm_unreachable("NYI");
}
mlir::Value VisitAsTypeExpr(AsTypeExpr *E) { llvm_unreachable("NYI"); }

mlir::Value VisitAsTypeExpr(AsTypeExpr *E) {
mlir::Value src = CGF.emitScalarExpr(E->getSrcExpr());
QualType qualSrcTy = E->getSrcExpr()->getType();
QualType qualDstTy = E->getType();

// Bitwidth check
unsigned srcBits = CGF.getContext().getTypeSize(qualSrcTy);
unsigned dstBits = CGF.getContext().getTypeSize(qualDstTy);
if (srcBits != dstBits) {
emitError(CGF.getLoc(E->getExprLoc()),
"source and destination must have equal bitwidths: '" +
llvm::Twine(srcBits) + "' vs '" + llvm::Twine(dstBits) +
"'");
return nullptr;
}

// No-op if already same type
mlir::Type srcTy = CGF.convertType(qualSrcTy);
mlir::Type dstTy = CGF.convertType(qualDstTy);
if (srcTy == dstTy)
return src;

// Perform the bitcast
auto loc = CGF.getLoc(E->getExprLoc());
return Builder.create<cir::CastOp>(loc, dstTy, cir::CastKind::bitcast, src);
}

mlir::Value VisitAtomicExpr(AtomicExpr *E) {
return CGF.emitAtomicExpr(E).getScalarVal();
}
Expand Down
9 changes: 9 additions & 0 deletions clang/test/CIR/CodeGen/OpenCL/vec_int_as_float.cl
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,9 @@
// RUN: %clang -target x86_64-unknown-linux-gnu -cl-std=CL3.0 -Xclang -finclude-default-header -Xclang -fclangir -emit-cir %s -o - | FileCheck %s
Copy link
Collaborator

@RiverDave RiverDave Nov 18, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Few comments regarding testing (Do we have documentation on this? @bcardosolopes)

Your tests should ideally check for the three things:

  • CIR block: Tests your lowering to MLIR CIR dialect (-fclangir -emit-cir)
  • LLVM block: Tests lowering to LLVM IR through the CIR pipeline (-fclangir -emit-llvm)
  • OGCG block: Tests lowering through the OG pipeline (no -fclangir). This confirms parity with OG.

For reference, see the CUDA tests: https://github.com/llvm/clangir/blob/main/clang/test/CIR/CodeGen/CUDA/builtins-nvptx-ptx60.cu

For AsTypeExpr, the OG test suite is here: https://github.com/llvm/llvm-project/blob/main/clang/test/CodeGenOpenCL/as_type.cl

I would suggest you try to replicate what is supported as much as possible for it.

Copy link
Member

@bcardosolopes bcardosolopes Nov 18, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

We don't have text for it in clangir.org unfortunately, if you'd like to contrib some all is needed is a PR against branch gh-pages? There's a placeholder here: https://llvm.github.io/clangir/GettingStarted/coding-guideline.html

Copy link
Collaborator

@RiverDave RiverDave Nov 18, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

We don't have text for it in clangir.org unfortunately, if you'd like to contrib some all is needed is a PR against branch gh-pages? There's a placeholder here: https://llvm.github.io/clangir/GettingStarted/coding-guideline.html

Sweet — I'll definitely do that when I have time


float4 test(int4 in)
{
return as_float4(in); // Bit reinterpretation
}

// CHECK: [[LOAD:%.*]] = cir.load align(16) %{{.*}} : !cir.ptr<!cir.vector<!s32i x 4>>, !cir.vector<!s32i x 4>
// CHECK: %{{.*}} = cir.cast bitcast [[LOAD]] : !cir.vector<!s32i x 4> -> !cir.vector<!cir.float x 4>
Loading