fix: decrement SP by 3 during reset sequence#549
Merged
mattgodbolt merged 1 commit intomattgodbolt:mainfrom Jan 31, 2026
Merged
fix: decrement SP by 3 during reset sequence#549mattgodbolt merged 1 commit intomattgodbolt:mainfrom
mattgodbolt merged 1 commit intomattgodbolt:mainfrom
Conversation
The real 6502 reset sequence reuses the interrupt/BRK logic internally, performing 3 "dummy" stack operations where SP decrements but R/W is held in read mode (no actual writes). This results in SP being 0xFD after reset when starting from 0x00. Added tests for both Cpu6502 and Tube6502 reset methods, covering: - Initial SP after power-on reset - SP decrement on hard and soft reset - Correct wrap-around behavior near zero Fixes mattgodbolt#547
mattgodbolt
approved these changes
Jan 31, 2026
Owner
mattgodbolt
left a comment
There was a problem hiding this comment.
Love it! thanks so much, and for the tests too 🎉
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Summary
Fixes #547
The real 6502 reset sequence reuses the interrupt/BRK logic internally, performing 3 "dummy" stack operations where SP decrements but R/W is held in read mode (no actual writes). This results in SP being 0xFD after reset when starting from 0x00.
This PR adds the missing SP decrement to both
Cpu6502.reset()andTube6502.reset()methods.Changes
src/6502.js: Addedthis.s = (this.s - 3) & 0xffafter setting PC and I flag in both reset methodstests/unit/test-sp-reset.js: New test file covering SP reset behaviorTest plan