PhD scholar at IIT Dharwad working on FPGA Architecture explorations using Open Source tools such as VTR (Verilog to Routing), Yosys, nextpnr, Verilator
- Dharwad, Karnataka
-
03:47
(UTC +05:30) - in/riteshbelgudri
Highlights
- Pro
Popular repositories Loading
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.