Conducted a comparative design and analysis of 6T, 8T, 10T, and 12T SRAM topologies using 7nm FinFET models, with a focus on improving read/write stability, SNM, and timing performance under low-voltage scaling.
ssysy/SRAM-Memory-Cell-Design-and-Stability-Analysis
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|