This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.
-
Updated
Nov 7, 2018 - SystemVerilog
This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.
Add a description, image, and links to the microcontroller-bus-architecture topic page so that developers can more easily learn about it.
To associate your repository with the microcontroller-bus-architecture topic, visit your repo's landing page and select "manage topics."