[WIP] Explicit Top Module Mapping in Synthesis Flow#3235

loglav03 wants to merge 3 commits intomasterverilog-to-routing/vtr-verilog-to-routing:masterfrom

synthesis_top_module_mappingverilog-to-routing/vtr-verilog-to-routing:synthesis_top_module_mappingCopy head branch name to clipboard