[WIP] riscv allocate infinite registers for ForOp case #5650
Draft
anominos wants to merge 3 commits intoxdslproject:mainfrom
Draft
[WIP] riscv allocate infinite registers for ForOp case #5650anominos wants to merge 3 commits intoxdslproject:mainfrom
anominos wants to merge 3 commits intoxdslproject:mainfrom
Conversation
- only fixed riscv.forrof case, may be more cases to consider
anominos
changed the title
superlopuh
changed the title
superlopuh
changed the title
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This draft PR is intended to show a failing case of current infinite register allocation, and is not intended to be merged
Currently, allocating the ForOp does not allocate some values, complaining that some values need to be the same type.