Skip to content
View zhenzhang30's full-sized avatar

Block or report zhenzhang30

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Tomosulo_Implementation_Verilog Tomosulo_Implementation_Verilog Public

    Forked from pratyush48/Tomosulo_Implementation_Verilog

    We have implemented the tomosulo algorithm in verilog as a part of our final course project in Processor Architecture.

    Verilog

  2. lstm-parser lstm-parser Public

    Forked from clab/lstm-parser

    Transition-based dependency parser based on stack LSTMs

    C++

  3. Transformer-Accelerator-Based-on-FPGA Transformer-Accelerator-Based-on-FPGA Public

    Forked from Buck008/Transformer-Accelerator-Based-on-FPGA

    You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size of the systolic array can be changed, now it is 16X16.

    Verilog

  4. fp_mac_miniproject1 fp_mac_miniproject1 Public

    Forked from ndstung/fp_mac_miniproject1

    Design and Testing of Pipelined and Unpipelined MAC Unit

    Verilog