sim: Add Infineon PSOC Edge E8x device with the new "max-align-16" feature #2564
+40
−5
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Ta-ras
commented
Nov 28, 2025
Ta-ras
commented
- Add simulator support for Infineon PSOC Edge E81–E84 silicon, enforce a minimum write size of 16 bytes
- Add the "max-align-16" feature to the simulator and CI/CD test workflows
Ta-ras
force-pushed
the
pr/infineon-max-align-16
branch
from
09072f9 to
404d70b
Compare
Signed-off-by: Taras <Taras.B@infineon.com>
Ta-ras
force-pushed
the
pr/infineon-max-align-16
branch
from
404d70b to
3a2546c
Compare
d3zd3z
reviewed
Dec 3, 2025
Member
d3zd3z
left a comment
d3zd3z
left a comment
There was a problem hiding this comment.
I'm ok with this change, but I do think we should hold off merging until 2.3.0 is released.
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.