Skip to content
View ssbagi's full-sized avatar

Block or report ssbagi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. AMBA-Protocol AMBA-Protocol Public

    The AMBA Protocol

    SystemVerilog 4

  2. Interconnect Interconnect Public

    The Interconnect or Network on Chip used to connect the Multiple Master and Multiple Slave devices in the SoC.

    3

  3. Design-Verification Design-Verification Public

    The Design Verification Repo Captures my work from basic understanding and projects I have worked on.

    SystemVerilog 2 1

  4. NASSCOM-VSD-SoC-Design-Program NASSCOM-VSD-SoC-Design-Program Public

    As part of the Workshop VSD SoC Design Course

    1

  5. MIPS32_Inorder_Processor MIPS32_Inorder_Processor Public template

    The MIPS 32 In order 5 stage Pipeline.

    Verilog 1 1

  6. Simple-Processor Simple-Processor Public

    A digital system that contains a number of 9-bit registers, a multiplexer, an adder/subtractor unit, and a control unit (finite state machine)

    1