Visual pre-RTL bottleneck profiler for pccx NPU: Rust/Tauri GUI, UVM co-simulation, trace reports, and LLM-assisted testbench generation.
visualization rust asic fpga profiler verification performance-analysis systemverilog uvm tauri npu edge-ai bottleneck-analysis pre-rtl llm-driven-testbench
-
Updated
Apr 26, 2026 - TypeScript