#

vrm-series

Here is 1 public repository matching this topic...

ACE24-desktop / FIR-Stereo-FPGA

🎶 Implement a stereo FIR filter in Verilog with AXI-Stream for real-time audio processing, featuring configurable taps and deterministic latency.

fpga verilog xilinx fixed-point fir-filter audio-dsp axi-stream axi-lite kria-kv260 vrm-series

Updated May 5, 2026
SystemVerilog

Improve this page

Add a description, image, and links to the vrm-series topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the vrm-series topic, visit your repo's landing page and select "manage topics."