Version 1.0 - UART Module Implementation (Verilog)

This version of the repository contains the implementation of a UART (Universal Asynchronous Receiver/Transmitter) module in Verilog, designed for serial communication. It supports 8-bit data transmission with a parity bit and a single stop bit. The default baud rate is set to 9600 bps.